

COPY OF PAPERS
ORIGINALLY FILED

P2814

PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Makoto Yamamoto

Serial No. 10/014,949

Filed: October 26, 2001

For: Lateral Transistor Having Graded Base Region,
Semiconductor Integrated Circuit And
Fabrication Method Thereof

)
)
)
) Art Unit: 2814

) Examiner: Shrinivas H. Rao
)
)

#4A dmdt.
A. Braunson
7/22/02

FIRST RESPONSE

Assistant Commissioner for Patents
Washington, DC 20231

Sir:


Responsive to the Office Action dated March 20, 2002 in the patent application identified above, please enter the following amendments and reconsider that application in view of the appended remarks.

IN THE CLAIMS

Please amend Claims 1, 2, 5, 6, 8, 10 and 13 as follows:

1. (Amended) A lateral transistor comprising:
a semiconductor substrate of the first conductivity type;

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231, on June 20, 2002.


Roger T. Frost- Reg. No. 22,176

RECEIVED
JUN 28 2002
TECHNOLOGY CENTER 2800